Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Forming a trench to define one or more isolation regions in a semiconductor structure

Forming a trench to define one or more isolation regions in a semiconductor structure

US Patent 6905943 · Granted Jun 14, 2005

Estimated economic value: $21,093,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structure for facilitating the simultaneous silicidation of a polysilicon gate a2015
Method of forming fully silicided NMOS and PMOS semiconductor devices having ind2013
Nickel silicide formation for semiconductor components2013
Gate dielectric first replacement gate processes and integrated circuits therefr2013
Method to attain low defectivity fully silicided gates2012
Process method to fully salicide (FUSI) both N-poly and P-poly on a CMOS flow2011
Selective wet etch process for CMOS ICs having embedded strain inducing regions 2011
Reducing gate CD bias in CMOS processing2011
Method for forming a metal silicide2011
Method for forming CMOS transistors having FUSI gate electrodes and targeted wor2011
Method to reduce photoresist poisoning2011
Gate dielectric first replacement gate processes and integrated circuits therefr2010