Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of testing an integrated circuit and an integrated circuit test apparatus

Method of testing an integrated circuit and an integrated circuit test apparatus

US Patent 6900656 · Granted May 31, 2005

Estimated economic value: $23,032,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM memory having subarrays with common IO block2020
SRAM cell with T-shaped contact2020
SRAM cell with T-shaped contact2020
SRAM cell having an n-well bias2020
SRAM cell with T-shaped contact2019
SRAM cell with T-shaped contact2018
Integrated circuit with low power SRAM2018
Circuit for reducing negative bias temperature instability2016
Read assist for an SRAM using a word line suppression circuit2016
Body bias coordinator, method of coordinating a body bias and sub-circuit power 2015
Read assist circuit for an SRAM, including a word line suppression circuit2015
SRAM cell parameter optimization2015