Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrating chip scale packaging metallization into integrated circuit die structures

Integrating chip scale packaging metallization into integrated circuit die structures

US Patent 6900538 · Granted May 31, 2005

Estimated economic value: $10,847,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

LDMOS transistor with asymmetric spacer as gate2014
LDMOS transistor with asymmetric spacer as gate2013
System for vertical DMOS with slots2012
Chip-scale package conversion technique for dies2011
Diode having high breakdown voltage and low on-resistance2011
Seal ring for mixed circuitry semiconductor devices2010
Power FET with low on-resistance using merged metal layers2009
Transistors fabricated using a reduced cost CMOS process2009
LDO regulator with ground connection through package bottom2009
Seal ring for mixed circuitry semiconductor devices2009
Power FET with embedded body pickup2008
Box-in-box field-to-field alignment structure2007