Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power FET with low on-resistance using merged metal layers

Power FET with low on-resistance using merged metal layers

US Patent 7586132 · Granted Sep 8, 2009

Estimated economic value: $4,399,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

LDMOS transistor with asymmetric spacer as gate2014
LDMOS transistor with asymmetric spacer as gate2013
System for vertical DMOS with slots2012
Chip-scale package conversion technique for dies2011
Diode having high breakdown voltage and low on-resistance2011
Seal ring for mixed circuitry semiconductor devices2010
Transistors fabricated using a reduced cost CMOS process2009
LDO regulator with ground connection through package bottom2009
Seal ring for mixed circuitry semiconductor devices2009
Power FET with embedded body pickup2008
Integrating chip scale packaging metallization into integrated circuit die struc2007
Schottky diode device with aluminum pickup of backside cathode2007