Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for ensuring signal integrity in a latch array

Method and apparatus for ensuring signal integrity in a latch array

US Patent 6894535 · Granted May 17, 2005

Estimated economic value: $4,665,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for random pattern built in self-test2007
System and method for testing memory arrays2005
System for automated generation of data path macro cells2005
System for automated generation of data path macro cells2005
Systems and methods for timing a linear data path element during signal-timing v2005
Process and system for repeater insertion in an IC design2004
Method and apparatus for preventing buffers from being damaged by electrical cha2004
Method of integrated circuit construction with port alignment and timing signal 2004
System and methods for placing clock buffers in a datapath stack2004
Bypass capacitance localization2003
Bypass capacitance localization2003
System and method for dynamic modification of integrated circuit functionality2003