Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for timing a linear data path element during signal-timing verification of an integrated circuit design

Systems and methods for timing a linear data path element during signal-timing verification of an integrated circuit design

US Patent 6910194 · Granted Jun 21, 2005

Estimated economic value: $6,899,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thermoelectric cooling and heating system for non-idling vehicle2024
Apparatus and method for random pattern built in self-test2007
System for automated generation of data path macro cells2005
System and method for applying timing models in a static-timing analysis of a hi2005
Method and apparatus for ensuring signal integrity in a latch array2005
Systems and methods for time-budgeting a complex hierarchical integrated circuit2004
Systems and methods for performing clock gating checks2004
System and method for testing abstracted timing models2004
System and methods for placing clock buffers in a datapath stack2004
Bypass capacitance localization2003
Low-voltage digital ROM circuit and method2002