Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for applying timing models in a static-timing analysis of a hierarchical integrated circuit design

System and method for applying timing models in a static-timing analysis of a hierarchical integrated circuit design

US Patent 6925621 · Granted Aug 2, 2005

Estimated economic value: $8,759,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thermoelectric cooling and heating system for non-idling vehicle2024
System for automatically shadowing encrypted data and file directory structures 2013
System for automatically replicating a customer's personalized computer system i2012
System for automatically recovering a computer memory using shadowed data and fi2012
System for automatically shadowing data and file directory structures that are r2011
System for automatically shadowing data and file directory structures for a plur2011
System for automatically shadowing data and file directory structures that are r2009
Apparatus and method for random pattern built in self-test2007
System and methods for pre-artwork signal-timing verification of an integrated c2005
Systems and methods for timing a linear data path element during signal-timing v2005
Systems and methods for time-budgeting a complex hierarchical integrated circuit2004
Systems and methods for time-budgeting a complex hierarchical integrated circuit2004