Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of integrated circuit construction with port alignment and timing signal buffering within a common area

Method of integrated circuit construction with port alignment and timing signal buffering within a common area

US Patent 6734473 · Granted May 11, 2004

Estimated economic value: $6,091,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computer system and method for determining a temperature rise in direct current 2013
Method and apparatus for ensuring signal integrity in a latch array2005
Process and system for repeater insertion in an IC design2004
Method and apparatus for preventing buffers from being damaged by electrical cha2004
Conductive path compensation for matching output driver impedance2004
Bypass capacitance localization2003
System and method for dynamic modification of integrated circuit functionality2003
System and method for dynamic modification of integrated circuit functionality2003
Electrically adjustable pulse delay circuit2002
Method for estimating and displaying wiring congestion2002
Integrated circuit with multi-function controlled impedance output drivers2002
Multi-function controlled impedance output driver2001