Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing multiple levels in integrated circuit technology development

Testing multiple levels in integrated circuit technology development

US Patent 6875560 · Granted Apr 5, 2005

Estimated economic value: $7,987,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated maternal and prenatal health diagnostics from ultrasound blind sweep v2025
Memory location mapping and unmapping2025
Methods of equalizing gate heights in embedded non-volatile memory on HKMG techn2025
Continuous monotonic counter for memory devices2024
Dynamic sensing levels for nonvolatile memory devices2024
Erase power loss indicator (EPLI) implementation in flash memory device2024
Continuous monotonic counter for memory devices2023
Suppression of program disturb with bit line and select gate voltage regulation2021
Method of reducing charge loss in non-volatile memories2021
Suppression of program disturb with bit line and select gate voltage regulation2020
Non-volatile memory device and method of blank check2020
Non-volatile memory array with memory gate line and source line scrambling2019