Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient test structure for non-volatile memory and other semiconductor integrated circuits

Efficient test structure for non-volatile memory and other semiconductor integrated circuits

US Patent 6871307 · Granted Mar 22, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Mask programmable read-only memory (ROM) cell2004
Multi-bit programmable memory cell having multiple anti-fuse elements2003
EEPROM array using 2-bit non-volatile memory cells and method of implementing sa2001
Area efficient column select circuitry for 2-bit non-volatile memory cells2001
EEPROM array using 2-bit non-volatile memory cells with serial read operations2001
Semiconductor chip having fieldless array with salicide gates and methods for ma2001
Program/erase endurance of EEPROM memory cells2000
Programmable configuration for EEPROMS including 2-bit non-volatile memory cell 2000