Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › EEPROM array using 2-bit non-volatile memory cells with serial read operations

EEPROM array using 2-bit non-volatile memory cells with serial read operations

US Patent 6181597 · Granted Jan 30, 2001

Estimated economic value: $4,165,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient test structure for non-volatile memory and other semiconductor integra2005
Mask programmable read-only memory (ROM) cell2004
Multi-bit programmable memory cell having multiple anti-fuse elements2003
EEPROM array using 2-bit non-volatile memory cells and method of implementing sa2001
Area efficient column select circuitry for 2-bit non-volatile memory cells2001
Semiconductor chip having fieldless array with salicide gates and methods for ma2001
Program/erase endurance of EEPROM memory cells2000
Programmable configuration for EEPROMS including 2-bit non-volatile memory cell 2000