Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › EEPROM array using 2-bit non-volatile memory cells and method of implementing same

EEPROM array using 2-bit non-volatile memory cells and method of implementing same

US Patent 6256231 · Granted Jul 3, 2001

Estimated economic value: $2,196,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-linear transformations for enhancement of images2013
Image restoration with enhanced filtering2013
Image enhancement using hardware-based deconvolution2012
Processor arrays made of standard memory cells2011
Better SNR ratio for downsized images using interlaced mode2010
Smear correction in a digital camera2010
Reduced buffer size for JPEG encoding2010
Methods and systems for anti shading correction in image sensors2009
Systems and methods for correcting green disparity in imager sensors2008
Mechanism for turbo decoding when CRC for partial blocks is provided2005
Simplified circuit for correlating binary and non-binary sequences2005
Efficient test structure for non-volatile memory and other semiconductor integra2005