Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for testing receiver terminations in integrated circuits

Systems and methods for testing receiver terminations in integrated circuits

US Patent 6859059 · Granted Feb 22, 2005

Estimated economic value: $7,164,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Devices, systems, and methods for detecting and mitigating silent data corruptio2025
Devices, systems, and methods for detecting and mitigating silent data corruptio2024
Method and apparatus for an embedded time domain reflectometry test2009
Apparatus and method for compensating clock period elongation during scan testin2009
Method and apparatus for enabling a user to determine whether a defective locati2009
Circuit and method for comparing circuit performance between functional and AC s2009
Circuit and method for comparing circuit performance between functional and AC s2009
Systems and methods for reconfiguring scan chains2009
Testing target resistances in circuit assemblies2008
Delay-locked loop and a method of testing a delay-locked loop2008
Programmable hysteresis for boundary-scan testing2007
System and method for automatic masking of compressed scan chains with unbalance2006