Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gated scan output flip-flop

Gated scan output flip-flop

US Patent 6853212 · Granted Feb 8, 2005

Estimated economic value: $25,066,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory with scan chain testing of column redundancy logic and multiplexing2025
Memory with scan chain testing of column redundancy logic and multiplexing2024
Time interleaved scan system2021
Low pin count test controller2020
Processor with maximum and minimum instructions2009
Sequential scan based techniques to test interface between modules designed to o2008
Scan tests tolerant to indeterminate states when employing signature analysis to2008
Testing components of I/O paths of an integrated circuit2008
Increasing possible test patterns which can be used with sequential scanning tec2006
Controlling the content of specific desired memory elements when testing integra2005