Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Applying parametric test patterns for high pin count ASICs on low pin count testers

Applying parametric test patterns for high pin count ASICs on low pin count testers

US Patent 6847203 · Granted Jan 25, 2005

Estimated economic value: $10,247,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compliant organic substrate assembly for rigid probes2023
Interconnect and tuning thereof2022
Low force wafer test probe2021
Integrated circuit tester probe contact liner2021
Integrated circuit tester probe contact liner2020
Low force wafer test probe with variable geometry2020
Low force wafer test probe2019
Low force wafer test probe with variable geometry2019
Programmable active thermal control2015
System and method for routing among private addressing domains2008
Device burn in utilizing voltage control2007
Automatic construction of conditional exponential models from elementary feature2001