Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low latency buffer control system and method

Low latency buffer control system and method

US Patent 6842831 · Granted Jan 11, 2005

Estimated economic value: $22,975,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Broadcasting power limiting management responses in a processor-based system in 2025
Hierarchical power estimation and throttling in a processor-based system in an i2025
Segment to segment network interface2025
Time synchronization of collecting and reporting power events between hierarchic2025
Throttle control circuits for throttling activity in processing segment circuits2025
Converting telemetry values into common data formats in a processor-based system2025
Communication fabric structures for increased bandwidth2025
Dynamic power management for SoC-based electronic devices2025
Integrated circuits (IC) chips including throttle request accumulate circuits fo2025
Integrated circuits (IC) chips including throttle request accumulate circuits fo2025
Merging of power events related to estimated power consumption of different devi2025
Hierarchical power management architecture for SoC-based electronic devices2023