Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Arrayed processing element redundancy architecture

Arrayed processing element redundancy architecture

US Patent 6803782 · Granted Oct 12, 2004

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for balancing sparsity in weights for accelerating deep neural2025
Sparsity-aware datastore for inference processing in deep neural network archite2025
Schedule-aware dynamically reconfigurable adder tree architecture for partial su2024
Performance scaling for dataflow deep neural network hardware accelerators2024
Memory architecture having multiple partial wordline drivers and contacted and f2013
Memory architecture having multiple partial wordline drivers and contacted and f2011
Memory architecture having multiple partial wordline drivers and contacted and f2010
Multi-layered memory cell structure2007
Clock logic domino circuits for high-speed and energy efficient microprocessor p2006
Method for scalable architectures in stackable three-dimensional integrated circ2006
Method for scalable architectures in stackable three-dimensional integrated circ2006
Method for scalable architectures in stackable three-dimensional integrated circ2006