Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory architecture having multiple partial wordline drivers and contacted and feed-through bitlines

Memory architecture having multiple partial wordline drivers and contacted and feed-through bitlines

US Patent 8477556 · Granted Jul 2, 2013

Estimated economic value: $5,152,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for balancing sparsity in weights for accelerating deep neural2025
Display device and driving method thereof2025
Display device and operating method thereof2025
Sparsity-aware datastore for inference processing in deep neural network archite2025
Schedule-aware dynamically reconfigurable adder tree architecture for partial su2024
Performance scaling for dataflow deep neural network hardware accelerators2024
Source amplifier having first and second mirror circuits and display device incl2024
Power supply method using a plurality of voltage sources and electronic device u2024
Display device and operating method thereof2024
Power module and electronic device therewith2022
Neural network hardware accelerator architectures and operating method thereof2022
Neural network hardware accelerator architectures and operating method thereof2022