Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Double-layered low dielectric constant dielectric dual damascene method

Double-layered low dielectric constant dielectric dual damascene method

US Patent 6803314 · Granted Oct 12, 2004

Estimated economic value: $50,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Topography driven OPC and lithography flow2015
Semiconductor trench structure having a silicon nitride layer overlaying an oxid2015
Etch failure prediction based on wafer resist top loss2014
Method and system for metal barrier and seed integration2012
Method of eliminating micro-trenches during spacer etch2012
Method of improving adhesion strength of low dielectric constant layers2012
Method with high gapfill capability for semiconductor devices2011
Method of improving a shallow trench isolation gapfill process2011
Method for forming low dielectric constant fluorine-doped layers2011
Method for forming low dielectric constant fluorine-doped layers2009
Method with high gapfill capability for semiconductor devices2008
Method of body contact for SOI MOSFET2005