Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating dual threshold voltage n-channel and p-channel mosfets with a single extra masked implant operation

Method of fabricating dual threshold voltage n-channel and p-channel mosfets with a single extra masked implant operation

US Patent 6803285 · Granted Oct 12, 2004

Estimated economic value: $44,708,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-threshold voltage devices and associated techniques and configurations2024
Wafer level passive heat spreader interposer to enable improved thermal solution2023
Multi-threshold voltage devices and associated techniques and configurations2022
Multi-threshold voltage devices and associated techniques and configurations2020
Multi-threshold voltage devices and associated techniques and configurations2017
Semiconductor transistor having a stressed channel2017
Semiconductor transistor having a stressed channel2016
Multi-threshold voltage devices and associated techniques and configurations2015
Copper-filled trench contact for transistor performance improvement2014
Penetrating implant for forming a semiconductor device2014
Penetrating implant for forming a semiconductor device2013
Copper-filled trench contact for transistor performance improvement2012