Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts

Extendible process for improved top oxide layer for DRAM array and the gate interconnects while providing self-aligned gate contacts

US Patent 6794242 · Granted Sep 21, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Formation of trench silicide source or drain contacts without gate damage2025
Field-effect transistors with heterogenous doped regions in the substrate of a s2025
Lateral bipolar transistor2024
Secure fingerprinting of a trusted photomask2024
Lateral bipolar junction transistor including a stress layer and method2023
Lateral bipolar transistor2023
Predictive multi-stage modelling for complex process control2023
Transistor comprising an air gap positioned adjacent a gate electrode2022
Formation of trench silicide source or drain contacts without gate damage2022
Secure wafer inspection and identification2021
Methods, apparatus and system for a self-aligned gate cut on a semiconductor dev2021
Methods, apparatus and system for a local interconnect feature over an active re2021