Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Flash memory cell process using a hardmask

Flash memory cell process using a hardmask

US Patent 6784056 · Granted Aug 31, 2004

Estimated economic value: $10,407,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Select gate self-aligned patterning in split-gate flash memory cell2025
Shaver2025
Electric grooming device2025
Shaver2024
Method for suppressing gate oxide tunnel current in non-volatile memory to reduc2023
Split gate memory cell fabrication and system2022
Partially disposed gate layer into the trenches2021
Select gate self-aligned patterning in split-gate flash memory cell2020
Method for suppressing gate oxide tunnel current in non-volatile memory to reduc2020
Partially disposed gate layer into the trenches2019
Select gate self-aligned patterning in split-gate flash memory cell2018
Structure for facilitating the simultaneous silicidation of a polysilicon gate a2015