Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Select gate self-aligned patterning in split-gate flash memory cell

Select gate self-aligned patterning in split-gate flash memory cell

US Patent 10553596 · Granted Feb 4, 2020

Estimated economic value: $33,320,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Select gate self-aligned patterning in split-gate flash memory cell2025
Select gate self-aligned patterning in split-gate flash memory cell2025
Select gate self-aligned patterning in split-gate flash memory cell2025
Method for suppressing gate oxide tunnel current in non-volatile memory to reduc2023
Split gate memory cell fabrication and system2022
Partially disposed gate layer into the trenches2021
Partially disposed gate layer into the trenches2021
Integrated circuit including vertical capacitors2021
Transistors with dual wells2020
Integrated circuit including vertical capacitors2020
Method for suppressing gate oxide tunnel current in non-volatile memory to reduc2020
Partially disposed gate layer into the trenches2019