Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for suppressing gate oxide tunnel current in non-volatile memory to reduce disturbs

Method for suppressing gate oxide tunnel current in non-volatile memory to reduce disturbs

US Patent 10535409 · Granted Jan 14, 2020

Estimated economic value: $30,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for implementing structures for physical unclonable function2025
Select gate self-aligned patterning in split-gate flash memory cell2025
Method for suppressing gate oxide tunnel current in non-volatile memory to reduc2023
Method for suppressing gate oxide tunnel current in non-volatile memory to reduc2023
Method for suppressing gate oxide tunnel current in non-volatile memory to reduc2023
Method for suppressing gate oxide tunnel current in non-volatile memory to reduc2023
Split gate memory cell fabrication and system2022
Partially disposed gate layer into the trenches2021
Memory circuit with leakage compensation2020
Select gate self-aligned patterning in split-gate flash memory cell2020
Sense amplifier with offset compensation2019
Partially disposed gate layer into the trenches2019