Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Formation of a shallow trench isolation structure in integrated circuits

Formation of a shallow trench isolation structure in integrated circuits

US Patent 6773975 · Granted Aug 10, 2004

Estimated economic value: $1,884,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical fin-based field effect transistor (FinFET) with neutralized fin tips2025
Nonvolatile charge trap memory device having a high dielectric constant blocking2025
Network device and client device2025
PTM retransmission reception by UES in RRC_INACTIVE/idle with DRX2025
Oxide-nitride-oxide stack having multiple oxynitride layers2025
Methods of equalizing gate heights in embedded non-volatile memory on HKMG techn2025
Method of forming oxide-nitride-oxide stack of non-volatile memory and integrati2025
Silicon-oxide-nitride-oxide-silicon based multi-level non-volatile memory device2024
Method and system for fin-based voltage clamp2024
Method and system for fabrication of a vertical fin-based field effect transisto2024
Resistive switching memory devices and method(s) for forming the resistive switc2024
Method of ono integration into logic CMOS flow2024