Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for minimizing clock skew in a balanced tree when interfacing to an unbalanced load

Method and apparatus for minimizing clock skew in a balanced tree when interfacing to an unbalanced load

US Patent 6769104 · Granted Jul 27, 2004

Estimated economic value: $5,481,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Continuous tuning of preamble release timing in a double data-rate memory device2015
Communication assets survey and mapping tool with data export feature2014
Computer system and method for performing a routing supply and demand analysis d2014
Communication assets survey and mapping tool with add/edit feature2014
Systems, methods, and computer readable media for providing instantaneous failov2013
System and method for ensuring partitioned block physical compatibility between 2013
Systems, methods, and programs for leakage power and timing optimization in inte2012
Interfaces, circuits, and methods for communicating with a double data rate memo2012
Communication assets survey and mapping tool2011
Determining the placement of semiconductor components on an integrated circuit2011
Apparatus and method for compensating clock period elongation during scan testin2009
Alpha-particle-tolerant semiconductor die systems, devices, components and metho2008