Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Test configuration and test method for testing a plurality of integrated circuits in parallel

US Patent 6762611 · Granted Jul 13, 2004

Estimated economic value: $115,000

Assignee

Inventors

View full patent text on Google Patents →