Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of scaling table based cell library timing models in order to take into account process, temperature and power supply

Method of scaling table based cell library timing models in order to take into account process, temperature and power supply

US Patent 6751579 · Granted Jun 15, 2004

Estimated economic value: $683,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of constructing a differential inductor2012
Generating a base curve database to reduce storage cost2011
Generating a base curve database to reduce storage cost2008
Differential inductor design for high self-resonance frequency2005
Methods for forming co-axial interconnect lines in a CMOS process for high speed2003
Methods for implementing co-axial interconnect lines in a CMOS process for high 2003
Waveguide structures integrated with standard CMOS circuitry and methods for mak2002
Automated design of on-chip capacitive structures for suppressing inductive nois2001
Methods and apparatus for extracting parasitic capacitance values from a physica2001
Automated design of on-chip capacitive structures for suppressing inductive nois2000
Flip chip circuit arrangement with redistribution layer that minimizes crosstalk1999
Apparatus and method for extracting capacitance in the presence of two ground pl1999