Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for extracting parasitic capacitance values from a physical design of an integrated circuit

Methods and apparatus for extracting parasitic capacitance values from a physical design of an integrated circuit

US Patent 6243653 · Granted Jun 5, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of constructing a differential inductor2012
Differential inductor design for high self-resonance frequency2005
Method of scaling table based cell library timing models in order to take into a2004
Automated design of on-chip capacitive structures for suppressing inductive nois2001
Automated design of on-chip capacitive structures for suppressing inductive nois2000
Flip chip circuit arrangement with redistribution layer that minimizes crosstalk1999
Apparatus and method for extracting capacitance in the presence of two ground pl1999
Patterned filled layers for integrated circuit manufacturing1998