Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automated design of on-chip capacitive structures for suppressing inductive noise

Automated design of on-chip capacitive structures for suppressing inductive noise

US Patent 6327695 · Granted Dec 4, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of constructing a differential inductor2012
Fully differential, high Q, on-chip, impedance matching section2012
System and method allowing for safe use of a headset2012
Fully differential, high Q, on-chip, impedance matching section2011
Method to implement metal fill during integrated circuit design and layout2009
Fully differential, high Q, on-chip, impedance matching section2009
I/O driver power distribution method for reducing silicon area2008
Fully differential, high Q, on-chip, impedance matching section2006
Differential inductor design for high self-resonance frequency2005
Method of using films having optimized optical properties for chemical mechanica2005
Pad metallization over active circuitry2004
Semiconductor pressure transducer structures and methods for making the same2004