Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for forming co-axial interconnect lines in a CMOS process for high speed applications

Methods for forming co-axial interconnect lines in a CMOS process for high speed applications

US Patent 6569757 · Granted May 27, 2003

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charge trapping split gate embedded flash memory and associated methods2018
Line-edge roughness improvement for small pitches2016
Nonvolatile resistive memory element with an oxygen-gettering layer2016
Stacked bi-layer as the low power switchable RRAM2016
Doped narrow band gap nitrides for embedded resistors of resistive random access2016
Current-limiting electrodes2015
Nonvolatile resistive memory element with an oxygen-gettering layer2015
Resistive random access memory cells having doped current limiting layers2014
Line-edge roughness improvement for small pitches2014
Method of eliminating a lithography operation2014
Method for self-aligned doubled patterning lithography2014
Method of eliminating a lithography operation2014