Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for eliminating extrusions in semiconductor vias

Method and system for eliminating extrusions in semiconductor vias

US Patent 6720261 · Granted Apr 13, 2004

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic vacuum seal system for physical vapor deposition sputter applications2025
Feedthrough connectors in glass2022
Inductive communication coil design2021
Optimized textured surfaces and methods of optimizing2020
Importing accounting application data into a tax preparation application2018
Integration of shallow trench isolation and through-substrate vias into integrat2017
Tissue-treatment methods2016
Stacked interconnect heat sink2015
Method of fabrication of through-substrate vias2015
Print head slot ribs2014
Preventing electronic device counterfeits2014
Integration of shallow trench isolation and through-substrate vias into integrat2014