Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache for processing data in a memory controller and a method of use thereof to reduce first transfer latency

Cache for processing data in a memory controller and a method of use thereof to reduce first transfer latency

US Patent 6715035 · Granted Mar 30, 2004

Estimated economic value: $9,421,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dataless cache entry2021
Adaptive method for selecting a cache line replacement algorithm in a direct-map2020
Less recently and frequently used (LRAFU) cache replacement policy2019
Alternative direct-mapped cache and cache replacement method2019
Dynamic initial cache line coherency state assignment in multi-processor systems2014
Sectored cache replacement algorithm for reducing memory writebacks2014
Structure for dynamic initial cache line coherency state assignment in multi-pro2012
Directory-based data transfer protocol for multiprocessor system2011
System and method of improving task switching and page translation performance u2010
Method for recommending upgrade components for a computer system2010
Directory-based data transfer protocol for multiprocessor system2008
System and method of improving task switching and page translation performance u2008