Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method of improving task switching and page translation performance utilizing a multilevel translation lookaside buffer

System and method of improving task switching and page translation performance utilizing a multilevel translation lookaside buffer

US Patent 7386669 · Granted Jun 10, 2008

Estimated economic value: $5,963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Write-back coherency data cache for resolving read/write conflicts2015
Dynamic initial cache line coherency state assignment in multi-processor systems2014
Silent invalid state transition handling in an SMP environment2014
Mechanism for determining read-ahead length in a storage system2014
Data processing workload administration in a cloud computing environment2014
Initiation of read-ahead requests2012
Structure for silent invalid state transition handling in an SMP environment2012
Structure for dynamic initial cache line coherency state assignment in multi-pro2012
Structure for shared cache eviction2011
Directory-based data transfer protocol for multiprocessor system2011
Directory-based data transfer protocol for multiprocessor system2011
System and method for dynamically selecting the fetch path of data for improving2011