Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Generation of margining voltage on-chip during testing CAM portion of flash memory device

Generation of margining voltage on-chip during testing CAM portion of flash memory device

US Patent 6707718 · Granted Mar 16, 2004

Estimated economic value: $3,543,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

PUF latch for OTP memory arrays and method of operation2020
MTP-Thyristor memory cell circuits and methods of operation2019
Protection circuit for integrated circuit die-let after scribe cut2019
First read countermeasures in memory2019
Low power voltage level shifter circuit2018
First read countermeasures in memory2018
MTP-thyristor memory cell circuits and methods of operation2017
Reduced power read sensing for one-time programmable memories2017
Partial local self boosting for NAND2016
MTP-thyristor memory cell circuits and methods of operation2016
Tunable coil antenna2016
Method of adjusting the receive frequency of an RF receiver die2015