Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › PUF latch for OTP memory arrays and method of operation

PUF latch for OTP memory arrays and method of operation

US Patent 10714199 · Granted Jul 14, 2020

Estimated economic value: $37,798,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

MTP-Thyristor memory cell circuits and methods of operation2019
Protection circuit for integrated circuit die-let after scribe cut2019
Low power voltage level shifter circuit2018
MTP-thyristor memory cell circuits and methods of operation2017
Reduced power read sensing for one-time programmable memories2017
Partial local self boosting for NAND2016
MTP-thyristor memory cell circuits and methods of operation2016
Partial local self boosting for NAND2014
Method of providing an erase activation energy of a memory device2012
Methods of programming and erasing resistive memory devices2011
Non-volatile memory device and methods of using2010
Variable breakdown characteristic diode2009