Home › Method and structure for ultra-low contact resistance CMOS formed by vertically self-aligned CoSi2 on raised source drain Si/SiGe device

Method and structure for ultra-low contact resistance CMOS formed by vertically self-aligned CoSi2 on raised source drain Si/SiGe device

US Patent 6690072 · Granted Feb 10, 2004

Estimated economic value: $15,099,000 ⓘ

Assignee