Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Frequency multiplier design

Frequency multiplier design

US Patent 6642756 · Granted Nov 4, 2003

Estimated economic value: $24,634,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-invasive on-chip power measurement technique2022
Chip to chip interface with scalable bandwidth2021
Chip to chip interface with scalable bandwidth2021
Chip to chip interface with scalable bandwidth2019
Chip to chip interface with scalable bandwidth2019
Digital on-chip duty cycle monitoring device2019
Method for reducing lock time in a closed loop clock signal generator2017
Microbump and sacrificial pad pattern2016
Microbump and sacrificial pad pattern2014
Microprocessor performance and power optimization through self calibrated induct2014
Modular programmable delay line blocks for use in a delay locked loop2013
Delay locked loop including a mechanism for reducing lock time2013