Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Delay locked loop including a mechanism for reducing lock time

Delay locked loop including a mechanism for reducing lock time

US Patent 8368444 · Granted Feb 5, 2013

Estimated economic value: $88,003,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computer system power monitoring2023
Computer system power monitoring2021
Chip to chip interface with scalable bandwidth2021
Chip to chip interface with scalable bandwidth2019
Integrated circuit with separate supply voltage for memory that is different fro2019
Integrated circuit with separate supply voltage for memory that is different fro2019
Digital on-chip duty cycle monitoring device2019
Integrated circuit with separate supply voltage for memory that is different fro2017
Dynamic voltage and frequency management2016
Integrated circuit with separate supply voltage for memory that is different fro2016
Dynamic voltage and frequency management2015
Integrated circuit with separate supply voltage for memory that is different fro2015