Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Component level, CPU-testable, multi-chip package using grid arrays

Component level, CPU-testable, multi-chip package using grid arrays

US Patent 6636825 · Granted Oct 21, 2003

Estimated economic value: $10,715,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device tree runtime mechanism2025
Optimized lid attach process for thermal management and multi-surface compliant 2012
Optimized lid attach process for thermal management and multi-surface compliant 2011
Package lid or heat spreader for microprocessor packages2007
Method and apparatus for enhancing the speed of a synchronous bus2006
EMI shielding apparatus2005
Apparatus and methods for enhancing thermal performance of integrated circuit pa2004
Multi-material heat spreader2003
Efficient device debug system2002
Method for reducing soft error rates in semiconductor devices2002
Device and method for packaging an electronic device2002
Efficient debug package design2001