Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing soft error rates in semiconductor devices

Method for reducing soft error rates in semiconductor devices

US Patent 6436737 · Granted Aug 20, 2002

Estimated economic value: $14,644,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimized lid attach process for thermal management and multi-surface compliant 2012
Optimized lid attach process for thermal management and multi-surface compliant 2011
Package lid or heat spreader for microprocessor packages2007
EMI shielding apparatus2005
Apparatus and methods for enhancing thermal performance of integrated circuit pa2004
Multi-material heat spreader2003
Component level, CPU-testable, multi-chip package using grid arrays2003
Efficient device debug system2002
Device and method for packaging an electronic device2002
Efficient debug package design2001
Integrated circuit package and method1999
Integrated junction temperature sensor/package design and method of implementing1998