Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Structure and method for dual work function logic devices in vertical DRAM process

Structure and method for dual work function logic devices in vertical DRAM process

US Patent 6635526 · Granted Oct 21, 2003

Estimated economic value: $216,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Conductive contacts in semiconductor on insulator substrate2021
Conductive contacts in semiconductor on insulator substrate2020
Conductive contacts in semiconductor on insulator substrate2017
Fin isolation structures facilitating different fin isolation schemes2017
Dual trench isolation for CMOS with hybrid orientations2016
Merchant scoring system and transactional database2014
Dual trench isolation for CMOS with hybrid orientations2012
Enhancement of electron and hole mobilities in <110> Si under biaxial compressiv2011
Device having dual etch stop liner and reformed silicide layer and related metho2011
Method and structure for reducing induced mechanical stresses2011
Semiconductor device structure having low and high performance devices of same c2010
Device having enhanced stress state and related methods2010