Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable phase locked-loop filter architecture for a range selectable bandwidth

Programmable phase locked-loop filter architecture for a range selectable bandwidth

US Patent 6630860 · Granted Oct 7, 2003

Estimated economic value: $25,645,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fully compensated complementary duty cycle correction circuits2020
Efficient test architecture for multi-die chips2019
Die-to-die interface configuration and methods of use thereof2019
Systems and methods for wafer-level loopback test2018
Delay line for one shot pre-emphasis2018
Termination schemes for multi-rank memory bus architectures2018
Systems and methods for wafer-level loopback test2018
Transmitter with feedback terminated preemphasis2018
Programmable high-speed equalizer and related method2017
Programmable pad capacitance for supporting bidirectional signaling from untermi2017
Systems and methods to provide charge sharing at a transmit buffer circuit2017
Systems and methods for clock distribution in a die-to-die interface2017