Home › Test structure and methodology for semiconductor stress-induced defects and antifuse based on same test structure

Test structure and methodology for semiconductor stress-induced defects and antifuse based on same test structure

US Patent 6624031 · Granted Sep 23, 2003

Estimated economic value: $14,600,000 ⓘ

Assignee