Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming a gate insulation layer for a semiconductor device by controlling the duration of an etch process, and system for accomplishing same

Method of forming a gate insulation layer for a semiconductor device by controlling the duration of an etch process, and system for accomplishing same

US Patent 6617258 · Granted Sep 9, 2003

Estimated economic value: $4,832,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Process control using analysis of an upstream process2013
Parallel fault detection2013
Method and apparatus for identifying broken pins in a test socket2011
Dynamic adaptive sampling rate for model prediction2011
Method and apparatus for modifying process selectivities based on process state 2010
Plasma state monitoring to control etching processes and across-wafer uniformity2008
Run-to-run control method for automated control of metal deposition processes2008
Total tool control for semiconductor manufacturing2007
Method and apparatus for comparing device and non-device structures2007
Method and apparatus for classifying faults based on wafer state data and sensor2007
Secondary process controller for supplementing a primary process controller2007
Advanced process control of thermal oxidation processes, and systems for accompl2007