Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Active interposer technology for high performance CMOS packaging application

Active interposer technology for high performance CMOS packaging application

US Patent 6600364 · Granted Jul 29, 2003

Estimated economic value: $49,479,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thermal conducting trench in a semiconductor structure2007
Complementary metal gate electrode technology2007
Reliable adhesion layer interface structure for polymer memory electrode and met2006
Thermal conducting trench in a semiconductor structure and method for forming th2006
Isolated junction structure and method of manufacture2006
MOSFET gate electrodes having performance tuned work functions and methods of ma2006
Stepped structure for a multi-rank, stacked polymer memory device and method of 2006
High dielectric constant metal oxide gate dielectrics2006
Method to protect an encapsulated die package during back grinding with a solder2005
Stacked ferroelectric memory device and method of making same2005
Low-voltage and interface damage-free polymer memory device2005
Method to protect an encapsulated die package during back grinding with a solder2005