Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for implementing multiple memory buses on a memory module

Method and apparatus for implementing multiple memory buses on a memory module

US Patent 6587912 · Granted Jul 1, 2003

Estimated economic value: $52,453,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Embedded antennas structures for wireless communications and radar2025
Hybrid display integratable antennas using touch sensor trace and edge discontin2020
Display integrated antenna2020
Mobile device with slotted cavity antenna2019
Integrated antenna with display uniformity2019
Hybrid display integratable antennas using touch sensor trace and edge discontin2019
Display panel with transparent conductor based isolator and method for improved 2019
Display panel with transparent conductor based isolator and method for improved 2018
Mode selective balanced encoded interconnect2018
Method, apparatus and system for single-ended communication of transaction layer2018
Display panel with transparent conductor based isolator and method for improved 2017
Crosstalk aware decoding for a data bus2017