Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip design with power rails under transistors

Chip design with power rails under transistors

US Patent 6583045 · Granted Jun 24, 2003

Estimated economic value: $4,263,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Driven metal critical dimension (CD) biasing2013
System and method for performance modeling of integrated circuits2013
Systematic method for variable layout shrink2012
Performing early DFT-aware prototyping of a design2010
Design techniques for stacking identical memory dies2009
System and method for protecting and integrating silicon intellectual property (2005
Utilization of MACRO power routing area for buffer insertion2005
Chip design with power rails under transistors2004
Chip design with power rails under transistors2004
Automatic integrated circuit design kit qualification service provided through t2003
Utilization of macro power routing area for buffer insertion2002
Method for fabricating a radio frequency integrated circuit and product formed t1990