Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design techniques for stacking identical memory dies

Design techniques for stacking identical memory dies

US Patent 7494846 · Granted Feb 24, 2009

Estimated economic value: $5,427,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of manufacturing an integrated circuit having stress tuning layer2024
Methods of manufacturing an integrated circuit having stress tuning layer2021
Adaptive optimization of low power strategies2019
Methods of manufacturing an integrated circuit having stress tuning layer2019
Controlling method for optimizing a processor and controlling system2019
Thermal control system and thermal control method for electronic device2018
Bandgap reference apparatus and methods2018
Networking packages based on interposers2017
Methods of manufacturing an integrated circuit having stress tuning layer2017
Integrated circuit system with distributed power supply comprising interposer an2016
Integrated circuit having stress tuning layer2016
Apparatus and method for increasing bandwidths of stacked dies2015