Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of layout compaction

Method of layout compaction

US Patent 6576147 · Granted Jun 10, 2003

Estimated economic value: $137,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor integrated circuit apparatus with low wiring resistance2011
Method of fabricating a semiconductor device and a method of generating a mask p2010
Area ratio/occupancy ratio verification method and pattern generation method2007
Layout verification method and method for designing semiconductor integrated cir2007
Semiconductor device, method of generating pattern for semiconductor device, met2007
Method of fabricating a semiconductor device and a method of generating a mask p2006
Semiconductor device, method of generating pattern for semiconductor device, met2006
Method of layout compaction2002
Mask pattern correction process, photomask and semiconductor integrated circuit 2001
Semiconductor device geometrical pattern correction process and geometrical patt2001